UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/908,948	07/19/2001	Kenneth P. Parker	10001121-1	1925

7590 03/11/2004

AGILENT TECHNOLOGIES, INC.
Legal Department, DL429
Intellectual Property Administration
P. O. Box 7599
Loveland, CO 80537-0599

EXAMINER	
ABRAHAM, ESAW T	
ART UNIT	**PAPER NUMBER**
2133	6

DATE MAILED: 03/11/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	09/908,948	PARKER, KENNETH P.	
	Examiner	Art Unit	
	Esaw T Abraham	2133	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on *19 July 2001*.

2a)☐ This action is **FINAL**. 2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *1-23* is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1-23* is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☒ The drawing(s) filed on _____ is/are: a)☐ accepted or b)☒ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☐ All b)☐ Some * c)☐ None of:

1.☐ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____.

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☒ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____.
4) ☐ Interview Summary (PTO-413) Paper No(s)/Mail Date. _____ .
5) ☐ Notice of Informal Patent Application (PTO-152)
6) ☐ Other: _____.

DETAILED ACTION

1. Claims **1 to 23** are presented for examination.

Drawings

2. The drawings **10 and 11** are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the specification. For example: In figure 10, the delay element 1004 (see page 15, line 24 of the disclosure) and figure 11, the delay element 1104 (see page, line 27 of the disclosure) are not shown in the figures. Appropriate correction is required.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C 112:

> The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

3. Claims **1, 9 and 14,** are rejected under 35 U.S.C. 112, second paragraph, as being indefinite in that it fails to point out what is included and excluded by the claim language with the use of the phrase: "**may** be" on line 5 of claims 1, 9 and on line 3 of claim 14. This claim is an omnibus type claim.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having

ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* **v.** *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

4. Claims **1-20** are rejected under 35 U.S.C. 103(a) as being unpatentable over Wagner et al. (U.S. PN: 6,389,566).

As per claims **1, 9, 12, 14, and 18,** Wagner et al. in figure 1 teach or disclose a digital logic circuit of a combinational circuit (11) has at least four outputs (17A-D), each of which is passed to the ports of the scan flip-flops (15A-D), are formed into a serial scan chain, i.e., a serial shift register, by connecting the Q data output of one scan flip-flop to the port of another scan flip-flop (see col. 1, last paragraph). Wagner et al. teach a scan flip-flop and methodology which reduces the possibility, among other items, of race problems during scan shift operations to control over circuit design elements (see col. 3, lines 39-43). Wagner et al. **do not explicitly** teach a current surge minimization circuit which is interconnected to the interconnected circuits. **However,** Wagner et al. teach a scan shift race conditions are minimized by providing a weak scan output signal driver and inserting delay elements within a cell for a scan flip-flop in the scan signal path (abstract, col. 3, lines 39-58) and further Wagner et al. teach a preceding equation for avoiding race conditions during scan shift operations (see col. 6, lines 15-30) including

applying the functionality of CMOS device (In CMOS technology, both kinds of transistors (N-type transistors) or (P-type transistors) are used in a complementary way to form a current gate that forms an effective means of electrical control and as the current direction changes more rapidly, however, the transistors become hot. This characteristic tends to limit the speed at which microprocessors can operate) for minimizing the race (surge) current (see col. 6, lines 31-45) which Wagner's system is basically teaching the same system and method as the applicant's claim to minimize current. **Therefore,** it would have been obvious to a person having an ordinary skill in the art at the time the invention was made to minimize race or surge of currents. **This modification** would have been obvious because a person having ordinary skill in the art would have been motivated in order to improve the efficiency of the test process and stabilizes the production lines.

As per claims **2, 3, 5, 10, 17, 19 and 20,** Wagner et al. teach all the subject matter claimed in claims 1 and 9, 14, 18 including Wagner teach race conditions during scan shift operations avoided by increasing the signal transition time of a flip-flop during a shift operation and by decreasing the current drive capability of the inverter (61) and further an inverter (63) presents load to the inverter (61) made a weak signal driver by decreasing its current drive capability and the current drive capability of the CMOS (transistors) device is proportional to the carrier mobility of the device (see col. 6, lines 16-45). Further, Wagner et al. teach that the scan-out signal driver is a weak current source and is therefore a weak signal driver and a circuit element, which may be a buffer, an inverter, or other simple logic gates, is inserted in the signal path prior to the scan-out signal driver to introduce delay in the scan-out signal path (see col. 3, lines 54-67).

As per claim **4,** Wagner et al. teach all the subject matter claimed in claims 1 and 3 including Wagner teach scan shift race conditions are minimized by providing a weak scan output signal driver (signal generator) and inserting delay elements within a cell for a scan flip-flop in the scan signal path (see abstract).

As per claim **6,** Wagner et al. teach all the subject matter claimed in claims 1 including Wagner et al. in figure 1 teach or disclose digital logic circuit of a combinational circuit (11) has at least four outputs (17A-D), each of which is passed to the ports of the scan flip-flops (15A-D), are formed into a serial scan chain, i.e., a serial shift register, by connecting the Q data output of one scan flip-flop to the port of another scan flip-flop (see col. 1, last paragraph).

As per claims **7 and 8,** Wagner et al. teach all the subject matter claimed in claims 1 and 3 including Wagner teach scan shift race conditions are minimized by providing a weak scan output signal driver (signal generator) and inserting delay elements within a cell for a scan flip-flop in the scan signal path (see abstract).

As per claim **11,** Wagner et al. teach all the subject matter claimed in claim 9. Wagner et al. **do not explicitly** teach phasing operation. **Nevertheless,** as would have been well known to one ordinary skill in the art at the time the invention was made, performing a phase operation is required in most of scan testing systems since the operation commonly deals with different shifting signals (test data) between scan chains. **Accordingly,** it would have been obvious to one ordinary skill in the art to perform phase operations between the scan chains in order to distinguish the leading phase from the lagging phase.

As per claims **12 and 13,** Wagner et al. teach all the subject matter claimed in claims 1, 9 and 14 including Wagner teach a design circuit operation by using a high level language description (software) such as a hardware description language (HDL) provided to a compiler which creates a net list containing a specific logic components of the circuit and the connections between the components that comprise the circuit wherein the compiler utilizes the net list to map specific cells from a cell library to each of the components or specify, actual circuit elements and furthermore placement of the scan flip-flops of figures 2 and 3, and variations thereof, in cells in the cell libraries allows a circuit designer to select appropriate scan flip-flops during the design phase, and allows the circuit designer to do so with the knowledge that a later formation of scan chains will not affect normal circuit operation. Thus, a synthesis post-process, in which scan candidate flip-flops are identified and replaced with scan flip-flops eliminated from the design process. Additionally, this one-pass scan synthesis process allows a circuit designer to see the timing, power size, and other impacts of scan flip-flops immediately during the design process (see col. 8, lines 16-38 and figure 7). Further, Wagner teach a method using a computer for designing a digital electronic circuit including scan flip-flops forming a scan chain based on a high level language description describing the functions of the digital electronic circuit comprising: generating a list including logic components and interconnections between the logic components from the high level language description (see claim 24).

As per claims **15 and 16,** Wagner et al. teach all the subject matter claimed in claim 14 including Wagner et al. teach mapping the flip-flop components to at least one scan flip-flop cell, the scan flip-flop cell specifying a flip-flop element having at least

two inputs, a data input and a scan input, and at least two outputs, a data output and a scan output, with the data output driven by a data output signal driver and the scan output driven by a scan output signal driver, the scan output signal driver being a weak signal driver, the scan output signal driver receiving a signal from the data output signal driver, and the scan output signal driver presenting a substantially known load to the data output signal driver; and forming a representation of a scan chain by linking a data output of a first of the plurality of scan flip-flop cells to a scan input of a second of the Plurality of scans flip-flop cells (see claim 24 and col. 4, lines 13-28).

5. Claims **21-23** are rejected under 35 U.S.C. 103(a) as being unpatentable over Wu (U.S. PN: 5,831,992).

As per claims **21-23,** Wu teach in figure 1 disclosed functional elements including pattern generator (12), which is capable of generating a plurality of pseudo-random test vectors whereby the functional elements (Scan chain 1 to Scan chain m) represent the circuit components within the circuit under test (CUT) for which fault diagnosis is required (see col. 4, lines 43-53). Wu further teach that all the scan chains are tested at the same time, and the test responses from all the scan chains are analyzed in parallel and when the scan chain fails an approach is to treat the multiple scan chains as multiple single scan chains, i.e., diagnose one chain at a time or in other words, the entire test set is applied to all the scan chains, but the test response from only a single chain is analyzed by gating the scan-out data (see in figure 2) and the controller (see element 18) is used to select the test responses (see col. 6, lines 45-59). Wu **does not explicitly** teach that the scan chains are out-of-phase. **However,** shifting test data through two scan

chains out-of-phase is known in the art or common practice for most of scan testing systems because in-phase and out-of-phase have to do with the electrical cycle and when two signals are "in phase", they are oscillating "harmoniously" (or they are both negative or positive at the same time), and their combined output is increased while the two signals are "out-of-phase", they are oscillating "dies-harmoniously" (or one signal is negative when the other is positive), and their combined output is obviously reduced. **Therefore,** it would have been obvious at the time the invention was made to one of ordinary skill in the art to design different time cycles for each of the scan chains **since** the method is conventional and well known.

Conclusion

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

US PN: 6,516,432 Monika et al.

US PN: 5,490,151 Reger et al.

US PN: 6,073,261 Miller

US PN: 6,552,886 Wu et al.

US PN: 6,320,436 Fawcett et al.

US PN: 6,606,720 Niftier

US PN: 5,187,653 Lornez

7. Any inquiry concerning this communication or earlier communication from the examiner should be directed to Esaw Abraham whose telephone number is (703) 305-7743. The examiner can normally be reached on M-F 8-5.

If attempts to reach the examiner by telephone are successful, the examiner's supervisor, Albert DeCady can be reached on (703) 305-9595. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

Esaw Abraham

Art unit: 2133

Greg J. Lamare
for
Albert DeCady
Primary Examiner